

Compiler Construction

Lecture 25: Generation of Machine Code

Thomas Noll

Lehrstuhl für Informatik 2
(Software Modeling and Verification)

RWTH Aachen University

`noll@cs.rwth-aachen.de`

`http://www-i2.informatik.rwth-aachen.de/i2/cc10/`

Winter semester 2010/11


<http://www.campus.rwth-aachen.de/evasys/index.php?mca=online/index/>

- In German
- Losung: autobahn
- Advisory service, preparatory CS course
- Conditions of study
- Applied subject
- ...

1 Generation of Machine Code

2 Register Allocation

Conceptual Structure of a Compiler



The Compiler Backend

Final step: **translation** of (optimized) abstract machine code into “real” machine code (possibly followed by assembling phase)

The Compiler Backend

Final step: **translation** of (optimized) abstract machine code into “real” machine code (possibly followed by assembling phase)

Goal: **runtime and storage efficiency**

- fast backend
- fast and compact code
- low memory requirements for data

The Compiler Backend

Final step: **translation** of (optimized) abstract machine code into “real” machine code (possibly followed by assembling phase)

Goal: **runtime and storage efficiency**

- fast backend
- fast and compact code
- low memory requirements for data

Memory hierarchy: **decreasing speed & costs**

- registers (program counter, data [universal/floating point/ address], frame pointer, index register, condition code, ...)
- cache (“fast” RAM)
- main memory (“slow” RAM)
- background storage (disks, sticks, ...)

The Compiler Backend

Final step: **translation** of (optimized) abstract machine code into “real” machine code (possibly followed by assembling phase)

Goal: **runtime and storage efficiency**

- fast backend
- fast and compact code
- low memory requirements for data

Memory hierarchy: **decreasing speed & costs**

- registers (program counter, data [universal/floating point/ address], frame pointer, index register, condition code, ...)
- cache (“fast” RAM)
- main memory (“slow” RAM)
- background storage (disks, sticks, ...)

Principle: use **fast memory** whenever possible

- evaluation of expressions in registers (instead of data/runtime stack)
- code/procedure stack/heap in main memory

The Compiler Backend

Final step: **translation** of (optimized) abstract machine code into “real” machine code (possibly followed by assembling phase)

Goal: **runtime and storage efficiency**

- fast backend
- fast and compact code
- low memory requirements for data

Memory hierarchy: **decreasing speed & costs**

- registers (program counter, data [universal/floating point/ address], frame pointer, index register, condition code, ...)
- cache (“fast” RAM)
- main memory (“slow” RAM)
- background storage (disks, sticks, ...)

Principle: use **fast memory** whenever possible

- evaluation of expressions in registers (instead of data/runtime stack)
- code/procedure stack/heap in main memory

Instruction set: depending on

- number of operands
- type of operands
- addressing modes

- ① **Register allocation:** registers used for
 - values of (frequently used) variables and intermediate results
 - computing memory addresses
 - passing parameters to procedures/functions
- ② **Instruction selection:**
 - translation of abstract instructions into (sequences of) real instructions
 - employ special instructions for efficiency (e.g., `INC(x)` rather than `ADD(x,1)`)
- ③ **Instruction placement:** increase level of parallelism and/or pipelining by smart ordering of instructions

- ❶ Register allocation: registers used for
 - values of (frequently used) variables and intermediate results
 - computing memory addresses
 - passing parameters to procedures/functions
- ❷ Instruction selection:
 - translation of abstract instructions into (sequences of) real instructions
 - employ special instructions for efficiency (e.g., `INC(x)` rather than `ADD(x,1)`)
- ❸ Instruction placement: increase level of parallelism and/or pipelining by smart ordering of instructions

1 Generation of Machine Code

2 Register Allocation

Example 25.1

Assignment:

$z := (u+v) - (w - (x+y))$

Example 25.1

Assignment:

$z := (u+v) - (w - (x+y))$

Target machine with
 r registers $R_0, R_1, \dots, R_{r-1}$
and main memory M

Example 25.1

Assignment:

$z := (u+v) - (w - (x+y))$

Target machine with
 r registers $R_0, R_1, \dots, R_{r-1}$
and main memory M

Instruction types:

$R_i := M[a]$

$M[a] := R_i$

$R_i := R_i \text{ op } M[a]$

$R_i := R_i \text{ op } R_j$
(with address a)

Example 25.1

Assignment:

$z := (u+v) - (w - (x+y))$

Target machine with
 r registers $R_0, R_1, \dots, R_{r-1}$
and main memory M

Instruction types:

$R_i := M[a]$
 $M[a] := R_i$
 $R_i := R_i \text{ op } M[a]$
 $R_i := R_i \text{ op } R_j$
(with address a)

Instruction

sequence for $r = 2$:

$R_0 := M[u]$
 $R_0 := R_0 + M[v]$
 $R_1 := M[x]$
 $R_1 := R_1 + M[y]$
 $M[t] := R_1$
 $R_1 := M[w]$
 $R_1 := R_1 - M[t]$
 $R_0 := R_0 - R_1$
 $M[z] := R_0$

Example 25.1

Assignment:

$z := (u+v)-(w-(x+y))$

Target machine with
 r registers $R_0, R_1, \dots, R_{r-1}$
and main memory M

Instruction types:

$R_i := M[a]$
 $M[a] := R_i$
 $R_i := R_i \text{ op } M[a]$
 $R_i := R_i \text{ op } R_j$
(with address a)

Instruction

sequence for $r = 2$:

$R_0 := M[u]$
 $R_0 := R_0 + M[v]$
 $R_1 := M[x]$
 $R_1 := R_1 + M[y]$
 $M[t] := R_1$
 $R_1 := M[w]$
 $R_1 := R_1 - M[t]$
 $R_0 := R_0 - R_1$
 $M[z] := R_0$

Shorter sequence:

$R_0 := M[w]$
 $R_1 := M[x]$
 $R_1 := R_1 + M[y]$
 $R_0 := R_0 - R_1$
 $R_1 := M[u]$
 $R_1 := R_1 + M[v]$
 $R_1 := R_1 - R_0$
 $M[z] := R_1$

Example 25.1

Assignment:

$z := (u+v) - (w - (x+y))$

Target machine with
 r registers $R_0, R_1, \dots, R_{r-1}$
and main memory M

Instruction types:

$R_i := M[a]$
 $M[a] := R_i$
 $R_i := R_i \text{ op } M[a]$
 $R_i := R_i \text{ op } R_j$
(with address a)

Instruction

sequence for $r = 2$:

$R_0 := M[u]$
 $R_0 := R_0 + M[v]$
 $R_1 := M[x]$
 $R_1 := R_1 + M[y]$
 $M[t] := R_1$
 $R_1 := M[w]$
 $R_1 := R_1 - M[t]$
 $R_0 := R_0 - R_1$
 $M[z] := R_0$

Shorter sequence:

$R_0 := M[w]$
 $R_1 := M[x]$
 $R_1 := R_1 + M[y]$
 $R_0 := R_0 - R_1$
 $R_1 := M[u]$
 $R_1 := R_1 + M[v]$
 $R_1 := R_1 - R_0$
 $M[z] := R_1$

- Reason: first variant requires intermediate storage t for $x+y$

Example 25.1

Assignment:

$z := (u+v) - (w - (x+y))$

Target machine with
 r registers $R_0, R_1, \dots, R_{r-1}$
and main memory M

Instruction types:

$R_i := M[a]$
 $M[a] := R_i$
 $R_i := R_i \text{ op } M[a]$
 $R_i := R_i \text{ op } R_j$
(with address a)

Instruction

sequence for $r = 2$:

$R_0 := M[u]$
 $R_0 := R_0 + M[v]$
 $R_1 := M[x]$
 $R_1 := R_1 + M[y]$
 $M[t] := R_1$
 $R_1 := M[w]$
 $R_1 := R_1 - M[t]$
 $R_0 := R_0 - R_1$
 $M[z] := R_0$

Shorter sequence:

$R_0 := M[w]$
 $R_1 := M[x]$
 $R_1 := R_1 + M[y]$
 $R_0 := R_0 - R_1$
 $R_1 := M[u]$
 $R_1 := R_1 + M[v]$
 $R_1 := R_1 - R_0$
 $M[z] := R_1$

- **Reason:** first variant requires intermediate storage t for $x+y$
- How to compute systematically?

Example 25.1

Assignment:

$z := (u+v) - (w - (x+y))$

Target machine with
 r registers $R_0, R_1, \dots, R_{r-1}$
and main memory M

Instruction types:

$R_i := M[a]$
 $M[a] := R_i$
 $R_i := R_i \text{ op } M[a]$
 $R_i := R_i \text{ op } R_j$
(with address a)

Instruction

sequence for $r = 2$:

$R_0 := M[u]$
 $R_0 := R_0 + M[v]$
 $R_1 := M[x]$
 $R_1 := R_1 + M[y]$
 $M[t] := R_1$
 $R_1 := M[w]$
 $R_1 := R_1 - M[t]$
 $R_0 := R_0 - R_1$
 $M[z] := R_0$

Shorter sequence:

$R_0 := M[w]$
 $R_1 := M[x]$
 $R_1 := R_1 + M[y]$
 $R_0 := R_0 - R_1$
 $R_1 := M[u]$
 $R_1 := R_1 + M[v]$
 $R_1 := R_1 - R_0$
 $M[z] := R_1$

- **Reason:** first variant requires intermediate storage t for $x+y$
- How to compute systematically?
- **Idea:** start with register-intensive subexpressions

Register Optimization

- Let $e = e_1 \text{ op } e_2$.
- Assumption: e_i requires r_i registers for evaluation

Register Optimization

- Let $e = e_1 \text{ op } e_2$.
- Assumption: e_i requires r_i registers for evaluation
- Evaluation of e :
 - if $r_1 < r_2 \leq r$, then e can be evaluated using r_2 registers:
 - 1 evaluate e_2 (using r_2 registers)
 - 2 keep result in 1 register
 - 3 evaluate e_1 (using $r_1 + 1 \leq r_2$ registers in total)
 - 4 combine results
 - if $r_2 < r_1 \leq r$, then e can be evaluated using r_1 registers
 - if $r_1 = r_2 < r$, then e can be evaluated using $r_1 + 1$ registers
 - if more than r registers required: use main memory as intermediate storage

Register Optimization

- Let $e = e_1 \text{ op } e_2$.
- Assumption: e_i requires r_i registers for evaluation
- **Evaluation of e :**
 - if $r_1 < r_2 \leq r$, then e can be evaluated using r_2 registers:
 - 1 evaluate e_2 (using r_2 registers)
 - 2 keep result in 1 register
 - 3 evaluate e_1 (using $r_1 + 1 \leq r_2$ registers in total)
 - 4 combine results
 - if $r_2 < r_1 \leq r$, then e can be evaluated using r_1 registers
 - if $r_1 = r_2 < r$, then e can be evaluated using $r_1 + 1$ registers
 - if more than r registers required: use main memory as intermediate storage
- The corresponding optimization algorithm works in two phases:
 - 1 **Marking phase** (computes r_i values)
 - 2 **Generation phase** (produces actual code)

(for details see Wilhelm/Maurer: *Übersetzerbau*, 2. Auflage, Springer, 1997, Sct. 11.4)

The Marking Phase

Algorithm 25.2 (Marking phase)

Input: *expression (with binary operators op and variables x)*

Procedure: *recursively compute*

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$
$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: *number of required registers $r(e)$*

The Marking Phase

Algorithm 25.2 (Marking phase)

Input: *expression (with binary operators op and variables x)*


Procedure: *recursively compute*

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$
$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: *number of required registers $r(e)$*

Example 25.3 (cf. Example 25.1)

$e = (u+v) - (w - (x+y))$:



The Marking Phase

Algorithm 25.2 (Marking phase)

Input: *expression (with binary operators op and variables x)*


Procedure: *recursively compute*

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$
$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: *number of required registers $r(e)$*

Example 25.3 (cf. Example 25.1)

$e = (u+v) - (w - (x+y))$:



The Marking Phase

Algorithm 25.2 (Marking phase)

Input: *expression (with binary operators op and variables x)*


Procedure: *recursively compute*

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$
$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: *number of required registers $r(e)$*

Example 25.3 (cf. Example 25.1)

$e = (u+v) - (w - (x+y))$:



The Marking Phase

Algorithm 25.2 (Marking phase)

Input: *expression (with binary operators op and variables x)*


Procedure: *recursively compute*

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$
$$r(e_1 \text{ op } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: *number of required registers $r(e)$*

Example 25.3 (cf. Example 25.1)

$e = (u+v) - (w - (x+y))$:



The Marking Phase

Algorithm 25.2 (Marking phase)

Input: *expression (with binary operators op and variables x)*


Procedure: *recursively compute*

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$
$$r(e_1 \text{ } op \text{ } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: *number of required registers $r(e)$*

Example 25.3 (cf. Example 25.1)

$e = (u+v) - (w - (x+y))$:



The Marking Phase

Algorithm 25.2 (Marking phase)

Input: *expression (with binary operators op and variables x)*


Procedure: *recursively compute*

$$r(x) := \begin{cases} 1 & \text{if } x \text{ is a "left leaf"} \\ 0 & \text{if } x \text{ is a "right leaf"} \\ 1 & \text{if } x \text{ is at the root} \end{cases}$$
$$r(e_1 \text{ } op \text{ } e_2) := \begin{cases} \max\{r(e_1), r(e_2)\} & \text{if } r(e_1) \neq r(e_2) \\ r(e_1) + 1 & \text{if } r(e_1) = r(e_2) \end{cases}$$

Output: *number of required registers $r(e)$*

Example 25.3 (cf. Example 25.1)

$e = (u+v) - (w - (x+y))$:



- **Goal:** generate optimal (= shortest) code for evaluating expression e with register requirement $r(e)$

The Generation Phase I

- **Goal:** generate optimal (= shortest) code for evaluating expression e with register requirement $r(e)$
- **Data structures** used in Algorithm 25.4:
 - RS*: stack of available registers
(initially: all registers; never empty)
 - CS*: stack of available main memory cells

The Generation Phase I

- **Goal:** generate optimal (= shortest) code for evaluating expression e with register requirement $r(e)$
- **Data structures** used in Algorithm 25.4:
 - RS*: stack of available registers
(initially: all registers; never empty)
 - CS*: stack of available main memory cells
- **Auxiliary procedures** used in Algorithm 25.4:
 - output*: outputs the argument as code
 - top*: returns the topmost entry of a stack S (leaving S unchanged)
 - pop*: removes and returns the topmost entry of a stack
 - push*: puts an element onto a stack
 - exchange*: exchanges the two topmost elements of a stack

The Generation Phase II

Algorithm 25.4 (Generation phase)

Input: expression e , annotated with register requirement $r(e)$

Variables: RS : stack of registers;
 CS : stack of memory cells;
 R : register; C : memory cell;

Procedure: recursive execution of procedure $code(e)$, defined by $code(e) :=$

- (1) if $e = x$, $r(x) = 1$: % left leaf
 $output(top(RS) := M[x])$
- (2) if $e = e_1 \text{ op } y$, $r(y) = 0$: % right leaf
 $code(e_1)$;
 $output(top(RS) := top(RS) \text{ op } M[y])$
- (3) if $e = e_1 \text{ op } e_2$, $r(e_1) < r(e_2)$, $r(e_1) < r$:
 $exchange(RS)$;
 $code(e_2)$;
 $R := pop(RS)$;
 $code(e_1)$;
 $output(top(RS) := top(RS) \text{ op } R)$;
 $push(RS, R)$;
 $exchange(RS)$
- (4) if $e = e_1 \text{ op } e_2$, $r(e_1) \geq r(e_2)$,
 $r(e_2) < r$:
 $code(e_1)$;
 $R := pop(RS)$;
 $code(e_2)$;
 $output(R := R \text{ op } top(RS))$;
 $push(RS, R)$
- (5) if $e = e_1 \text{ op } e_2$, $r(e_1) \geq r$, $r(e_2) \geq r$:
 $code(e_2)$;
 $C := pop(CS)$;
 $output(M[C] := top(RS))$;
 $code(e_1)$;
 $output(top(RS) := top(RS) \text{ op } M[C])$;
 $push(CS, C)$

Output: optimal (= shortest) code for evaluating e

The Generation Phase III

- **Invariants** of Algorithm 25.4:
 - after executing $code(e)$, both RS and CS have their original values
 - after executing the machine code produced by $code(e)$, the value of e is stored in the top register of RS


The Generation Phase III

- **Invariants** of Algorithm 25.4:
 - after executing $code(e)$, both RS and CS have their original values
 - after executing the machine code produced by $code(e)$, the value of e is stored in the top register of RS
- **Shortcoming** of Algorithm 25.4: multiple evaluation of **common subexpressions**
($\implies$ dynamic programming, graph coloring, ...)

The Generation Phase III

- **Invariants** of Algorithm 25.4:
 - after executing $code(e)$, both RS and CS have their original values
 - after executing the machine code produced by $code(e)$, the value of e is stored in the top register of RS
- **Shortcoming** of Algorithm 25.4: multiple evaluation of **common subexpressions**
($\implies$ dynamic programming, graph coloring, ...)

Example 25.5 (cf. Example 25.3)



(on the board)